

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/668,027	09/22/2003	Takahiko Hara	81790.0299	. 1423
26021 7:	590 03/03/2005			XAMINER
HOGAN & HARTSON L.L.P.		LE, VU ANH		
500 S. GRAND AVENUE			ART UNIT	PAPER NUMBER
SUITE 1900			AKTONII	TATER NOWIDER
LOS ANGELES, CA 90071-2611			2824	
			DATE MAILED: 03/03/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

Paper No(s)/Mail Date 09/22/03.

3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

Paper No(s)/Mail Date. \_\_\_

6) Other:

5) Notice of Informal Patent Application (PTO-152)

Art Unit: 2824

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1, 4-5, 8, 10 and 13 are rejected under 35 U.S.C. 102(e) as being anticipated by Sekiguchi et al (6,477,100).

Sekiguchi et al (Fig.3) disclose a semiconductor integrated circuit comprising: a memory cell array (Array) having memory cells arranged in matrix form; sense amplifiers (SA) which amplify a signal read out from the memory cells and which include N channel sense amplifiers (Q5 and Q6) each comprising an N channel MOS transistor and P channel sense amplifiers (Q7 and Q8) each comprising a P channel MOS transistor; a first and second drive circuits (Q3 and Q4) each including an N channel MOS transistor which drives the N channel sense amplifiers or P channel amplifier respectively, included in the sense amplifiers, the first and second drive circuits being arranged adjacent to the sense amplifiers; and a sense amplifier control circuit (inherent) which supplies a

Application/Control Number: 10/668,027 Page 3

Art Unit: 2824

common control signal to both gate electrodes of the N channel MOS transistors included in the first and second drive circuits.

### Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sekiguchi et al in view of Ooishi.
- 5. Claim 18 recites a feature of an equalize circuit for equalizing a source potential at the N channel MOS transistor constituting the N channel sense amplifier with a source potential at the P channel MOS transistor constituting the P channel sense amplifier. Sekiguchi et al fails to disclose this feature. However, Ooishi discloses an equalize circuit for a sense amplifier as recited in claim 18. Therefore, it would have been obvious to one of ordinary skill in the art at the time this invention was made to modify Sekiguchi et al by adding an equalize circuit for a sense amplifier as disclosed by Ooishi to increase the sensing speed.

Application/Control Number: 10/668,027 Page 4

Art Unit: 2824

## Allowable Subject Matter

6. Claims 2-3, 6-7, 9, 11-12, and 14-17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 2-3, 6-7, 9, 11-12, and 14-17 disclose allowable features such as P channel sense amplifier being formed on an N type well area, N channel sense amplifier being formed on an P type well area, a transistor size ratio of an N channel MOS transistor possessed by the first driving circuit and N channel MOS transistor possessed by the second driving circuit being set by changing the numbers of the first and second circuit groups arranged to change the numbers of first and second driving circuits, gate length of the N channel MOS transistor included in the first drive circuit is equal to a gate length of the N channel MOS transistor included in the second drive circuit.

#### Conclusion

- 7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 8. Matsumoto (6,466,502) discloses a semiconductor memory device having switching and memory cell transistors with the memory cell having the lower threshold voltage.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vu A. Le whose telephone number is (571) 272-1871. The examiner can normally be reached on M-F (7:00-3:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vu A. Le Primary Exam

Primary Examiner
Art Unit 2824

banku

03/01/05